It is well known that the Taiwan Semiconductor industries play the very key roles for the worldwide IC foundry, and the advanced research of nanoelectronics is the lifeline for its long term developments. Professor Huey-liang Hwang effectively integrated the most outstanding research team and resource in Taiwan on the National Project on Nanometer CMOS Transistors for the 21 century, which is sponsored by the Ministry of Economic Affairs of ROC. A dozen of Professors from NTHU (National Tsing Hua University) with expertise at the novel materials and analysis and NCTU (National Chiao Tung University) with expertise at devices and reliability are devoted to the studies and are in collaboration with the world-wide-known company such as TSMC, and breakthrough of the key technologies of 45-32 nm technologies are achieved. The objective of this project is focused on the development of advanced metal gate/high-k MOSFET for 45 nm node generation and beyond, the efforts include the thermal stability of HfO2, HfAlOx alloy and Al2O3/HfO2 stack, prepared by ALD were compared, the incorporation of Al in alloy form gave superior characteristics by retaining an amorphous structure up to 1000
I. INTRODUCTION
Many high-k materials are currently considered as potential replacements of SiO 2 for gate dielectrics in future complementary metal-oxide-semiconductor (CMOS) technology [1] [2] [3] [4] [5] [6] [7] . Among the high-k candidates, HfO 2 has attracted much attention due to its higher dielectric constant (k =20-25) and relatively large band gap (E g ∼5.6 eV) [8] [9] [10] . However, the HfO 2 suffers from poor thermal stability, low crystallization temperature and high oxygen diffusivity through the thin films. These disadvantages would limit its application in the CMOS devices. In contrast, Al 2 O 3 , the other candidate having a relatively lower dielectric constant, can remain amorphous up to 1000
• C and is known to have a much lower oxygen-diffusion coefficient compared to HfO 2 [11] . In addition, the Al 2 O 3 has a large band gap of 8.8 eV and large band offset, which are helpful to reduce the tunneling leakage current. rated with aluminum in the form of HfAlO x alloy [12] [13] [14] or Al 2 O 3 /HfO 2 stack structure [15] [16] [17] as the gate dielectric to improve the thermal stability of HfO 2 thin films. However, the study on the effect of Al incorporation in these two different kinds of oxide structure has not been comparatively investigated in detail.
The quality and extent of charge trapping in the interfacial layer between high-k dielectric and silicon have been reported to strongly affect the electrical characteristics of high-k MOS devices [18] . Some reports have proposed an charge-pumping (CP) extraction method to evaluate the depth profile of border traps situated in the gate oxide of MOS device [19] . However, only few studies have been reported on measuring the spatial distribution of bulk traps in metal-oxide-semiconductor field-effect-transistor (MOSFET) with high-k gate dielectric by CP technique.
Therefore, in this work, the gate dielectrics of HfO 2 , HfAlO x alloy and Al 2 O 3 / HfO 2 stack were prepared on ptype Si (100) substrate by atomic layer deposition (ALD), and the thermal stability in relation to structural and electrical properties of the respective gate dielectrics in MOS structure were simultaneously studied. 
II. EXPERIMENTAL
The HfO 2 , HfAlO x alloy and Al 2 O 3 / HfO 2 stack were deposited by ALD method at 200
• C on p-type (100) Si substrate. The Si wafers were cleaned by standard RCA process and dipped with dilute HF solution to remove the native oxide before the deposition of high-k dielectrics.
, and water (H 2 O) were used as precursors, and argon was employed as carrier and purge gas. Three different kinds of samples were deposited for totally 40 cycles in sequence of 40H for HfO 2 , (1A2H)*13+1A for HfAlO x alloy and 14A/26H for Al 2 O 3 / HfO 2 (Al 2 O 3 followed by HfO 2 ) stack, where the "H" refers to one HfO 2 cycle and "A" one Al 2 O 3 cycle. The cycle ratio of H/A was the same for alloy and stack structure to maintain the same Hf/Al composition ratio. After oxide deposition, all the samples were annealed by RTA (rapid thermal anneal) for 30 s in nitrogen atmosphere at different temperatures to improve the oxide quality and then changed to forming-gas atmosphere at 300
• C for 30 mins to improve the interface quality. 
III. RESULTS AND DISCUSSION
A. Formation of metal-gate/high-k gate dielectrics in MOS devices Figure 1 shows the V fb and EOT plot from measured C-V characteristics. The proper work function of 4.15 and 4.9 eV were obtained for Yb x Si-Ir x Si FUSI dual gates on HfAlON gate dielectric respectively, at 1.7 nm equivalent oxide thickness (EOT). Figure 2 shows the field-effective mobility as a function of effective field. These metal-gate/high-k p-and n-MOSFETs show peak mobility of 80 and 180 cm 2 /V·s, respectively.
B. Thermal stability enhancement of high-k dielectric in MOS devices by plasma nitridation
As demonstrated in Fig. 3(a) , for as deposited HfO 2 (by the ALD system, without nitridation), C-V characteristic has an obvious difference after high temperature process (in N 2 gas at 850
• for 30 sec). It means that as deposited HfO 2 samples could not withstand the high temperature process. On the other hand, there is little difference in C-V characteristics for samples nitrided with N 2 plasma for 90 sec after high temperature process. (In addition, if the nitridation time is not enough, just like the samples treated in N 2 plasma for 30 sec, the thermal stability of the high-k thin films would not be improved enough, either.) Thus, it seems that the nitridation process could improve the thermal stability of HfO 2 thin films. The J-V characteristic is presented in Fig. 3(b) . Figure 4 (a) describes the C-V characteristics of the HfAlO x gate dielectrics treated by different process. For as deposited sample after high temperature process (in N 2 gas at 900
• C for 30 sec), the C-V characteristic is degraded because of the recrystallization of the HfAlO x thin films. On the other side, for the samples going through the PDA, N 2 plasma nitridation and the post-nitridation annealing (PNA), the C-V characteristic is less sensitive to the high temperature process. So it seems that the thermal stability of the HfAlO x thin films could be improved with the nitridation process, too. The J-V characteristic is presented in Fig. 4(b) .
The plasma nitridation could be used to improve the thermal stability of HfO 2 thin films to bear a high temperature process at 850
• C for at least 30 sec and the thermal stability of HfAlO x thin films to bear the high temperature process at 900
• C for at least 30 sec.
C. Effects of bias power and pressure on etching rate of HfAlO and HfO2 by BCl3 plasmas
To study bias power effects, some Plasma parameters are fixed, such as ICP power: 500 W, Pressure: 10 mTorr, Gas: BCl 3 /Ar (40/2 sccm), and Etch time: 60 sec.
As shown in Fig. 5 , etch rates increase with increasing ICP power. It is also found that the etch rates of HfO 2 are higher than those of HfAlO, which may be because the Al-O bonding is more strong than Hf-O one.
To study pressure effects, some Plasma parameters are fixed, such as ICP power: 500 W, Bias power: 10 W, Gas: BCl 3 /Ar (40/2 sccm), and Etch time: 60 sec.
It observed in Fig. 6 that etch rate of HfAlO is lower than that of HfO 2 at 5 mTorr. The different etch rates between HfAlO and HfO 2 at various pressures suggest different etching mechanisms. The D it values of initial, after 500 s-stress, after 1000 s-stress for HfO 2 sample are 1×10 12 , 9.4×10 11 , and 8.5×10
11 /eV·cm 2 , respectively. The D it values for initial, after 500 s-stress, after 1000 s-stress for HfZrO sample are 3.1×10 11 , 2.7×10 11 , and 2.6×10 11 /eV·cm 2 , respectively. Approximate depth profiles of border traps N bt (x) can be obtained by adopting the derivative dQ cp /d log(f ) [20] . V g = 1.3 V measured at initial, after 500 and 1000 sec. Stress-induced bulk trap generation for both HfO 2 and HfZrO samples are clear. For HfZrO sample, the trap generation is saturated after 500s stress.
E. Current conduction mechanisms in high-k gate dielectrics
As gate oxide thickness is thinning down rapidly, unacceptable gate leakage current is an important reason for switching from conventional SiO 2 to high-k gate dielectrics. Therefore, current conduction mechanisms in high-k gate dielectrics are necessary to be understood. Figure 9 shows gate current density versus applied electric field (J-E) characteristics in the temperature range from 300 K to 550 K.
After analyzing the experimental data, it is found that the main current conduction mechanism should be Schottky emission. To elucidate this, a brief review of the mechanism is provided as the follows. It is well known that Schottky emission can be expressed as [21] 
where J is current density, A * is effective Richardson constant and
, T is absolute temperature, q is electronic charge, qφ B is Schottky barrier height, E is electric field, k is Boltzmann's constant, h is Planck's constant, ε r is dynamic dielectric constant, ε 0 is permittivity of free space, m 0 is free electron mass and m * is electron effective mass in HfO 2 . For standard Schottky emission, a plot of ln(J/T 2 ) versus E 1/2 should be linear. The experimental data in the region of high temperature (475 K-550 K) and high electric field (2.75-3.8 MV/cm) fit the Schottky emission theory very well for gate injection as shown in Fig. 10 . Moreover, the fitted dynamic dielectric constant in the standard Schottky plots is very close to 4.15, which is the square of the refractive index n = ε 1/2 r = 2.04 [22] . The intercept of the Schottky plot with the vertical axis can be expressed as Eq. (2) and is a function of the barrier height and the electron effective mass in HfO 2 ,
The barrier height at the Al/HfO 2 interface and the electron effective mass in HfO 2 are determined about 1 eV and 0.5 m 0 , respectively. The discrepancies in electron effective mass and barrier height [23] [24] [25] may be related to the thin film characteristics and imperfections of the HfO 2 gate dielectrics, as well as the influence of HfO 2 /Si and HfO 2 /metal interfaces on the gate current density in the devices. Moreover, according our recent work [26] , an interfacial layer (IL) between HfO 2 and Si is Hf-silicate not SiO 2 and the barrier heights to be discussed in this work are effective values which include the effects of the interfacial layers.
IV. SUMMARY AND OTHER RELATED WORK OF THIS PROJECT
Some achievements of this project include the thermal stability of HfO 2 , HfAlO x alloy and Al 2 O 3 /HfO 2 stack, prepared by ALD were compared, the incorporation of Al in alloy form gave superior characteristics by retaining an amorphous structure up to 1000
• C, which suppress the leakage current and retards growth of the interfacial layer giving the least increment of EOT and interface traps. Besides, by incorporating Al into TiO 2 gave an EOT value of the Al 2 O 3 /TiAlO x /Al 2 O 3 film down to 0.8 nm. Furthermore, high selectivity was obtained via etching the HfAlO and silicon wafer with pattern using the ICP Plasma. In this project, YbSi metal gate for n-MOSFET and IrSi metal gate p-MOSFET were successfully fabricated for the HfAlON MESFET. The results showed the good effective workfunction of 4.15 and 4.9 eV and no degradation of gate dielectric current and mobility in the Yb x Si/HfAlON and Ir x Si/HfAlON FUSI-gates by reducing the metal diffusion at lower temperatures.
